A Synthesisable Asynchronous MIPS Processor Core With precise exceptions