Genetic Programming Bibliography entries for Cesar Pedraza Bonilla
up to index
Created by W.Langdon from
Jose Ignacio Martinez Torre,
Pablo Huerta Pellitero,
Jose Luis Bosque Orero,
Javier Cano Cancela,
Carlos Ivan Camargo Bareno,
Luis Fernando Nino Vasquez,
Adriana Carolina Sanabria Borbon,
Martha Johanna Sepulveda Florez,
J I Martinez,
Genetic Programming Articles by Cesar Pedraza Bonilla
Genetic Programming conference papers by Cesar Pedraza Bonilla
J. Vitola and C. Pedraza and J. I. Martinez and J. Sepulveda.
Cartesian genetic algorithm for Boolean synthesis with power consumption restriction. In
5th IEEE Colombian Workshop on Circuits and Systems (CWCAS 2014), 2014.
Jaime Vitola and Adriana Sanabria and Cesar Pedraza and Johanna Sepulveda.
Parallel algorithm for evolvable-based Boolean synthesis on GPUs. In
Third IEEE Latin American Symposium on Circuits and Systems (LASCAS 2012), 2012.
Carlos Ivan Camargo Bareno and Cesar Augusto Pedraza Bonilla and Luis Fernado Nino and Jose Ignacio Martinez Torre.
Intrinsic evolvable hardware for combinatorial synthesis based on SoC+FPGA and GPU platforms. In
Natalio Krasnogor and Pier Luca Lanzi and Andries Engelbrecht and David Pelta and Carlos Gershenson and Giovanni Squillero and Alex Freitas and Marylyn Ritchie and Mike Preuss and Christian Gagne and Yew Soon Ong and Guenther Raidl and Marcus Gallager and Jose Lozano and Carlos Coello-Coello and Dario Landa Silva and Nikolaus Hansen and Silja Meyer-Nieberg and Jim Smith and Gus Eiben and Ester Bernado-Mansilla and Will Browne and Lee Spector and Tina Yu and Jeff Clune and Greg Hornby and Man-Leung Wong and Pierre Collet and Steve Gustafson and Jean-Paul Watson and Moshe Sipper and Simon Poulding and Gabriela Ochoa and Marc Schoenauer and Carsten Witt and Anne Auger editors,
GECCO '11: Proceedings of the 13th annual conference companion on Genetic and evolutionary computation, pages 189-190, Dublin, Ireland, 2011. ACM.
Cesar Pedraza Bonilla and Carlos Ivan Camargo.
Low Cost Platform for Evolvable-Based Boolean Synthesis. In
IEEE Second Latin American Symposium on Circuits and Systems (LASCAS), 2011, 2011.