Sujoy Sinha Roy

Please follow thislink for my new web page.

Team

I work closely with my PhD and UG/MSc project students.

Andrea Basso (PhD, Lattice-based crypto)

Zhuang Xu (PhD, Side-channel analysis of post-quantum crypto)


Giacomo Fiorindo (UG Project Student). Project "Machine Learning on Encrypted Data." He has received the Best BSc Computer Science Student 2020 Award.

Kexin Sun (UG Project Student). Project "Batched implementation of Saber on Platforms with SIMD."

Matthew Walters (Completed MSci project on Constant-time BCH Error-Correcting Code. His project received appreciation from the NIST and resulted in a publication in ISCAS 2020.)

Github

https://github.com/sujoyetc

Updates

  • SABER has been selected for the third round of the NIST post quantum cryptography "competition". Congratulations to the SABER team! NIST PQC Round 3 Submissions
  • My paper Compact Ring-LWE Cryptoprocessor is one of the most cited papers that got published in CHES2014 to CHES2019.
  • News article published in NewStatesman How to prevent a crypto-apocalypse

  • FWO has awarded my PhD thesis “Public Key Cryptography on Hardware Platforms: Design and Analysis of Elliptic Curve and Lattice-based Cryptoprocessors“ the IBM Innovation Award 2018. The Award is a scientific prize that acknowledges an outstanding doctoral thesis in informatics.
  • Our paper "Constant-time discrete Gaussian sampling" has been selected as featured article in IEEE Transactions on Computers, November 2018. More info here. Video
  • My article "Public Key Cryptography on Hardware Platforms: Design and Analysis of Lattice-based Cryptoprocessors" is now available in GeniaaL, issue 42.
  • Research

    I am interested in developing efficient algorithms, design methodologies and hardware/software architectures for computation-intensive tasks targeting new-generation computing platforms. I have contributed to the progress of hardware security by designing and engineering cryptosystems, analyzing their physical security properties and implementing countermeasures against side-channel and fault attacks. I am one of the developers of SABER KEM which is a finalist in NIST's 3rd round Post-Quantum Cryptography Standardization project.

    Projects

    • Implementation of post-Quantum Crypto in HW/SW.

      Hardware Acceleration of Homomorphic Encryption.

    Program Committee

    • In the program committees of SAC 2018, SPACE 2018, VLSID 2018, CHES 2019, Indocrypt 2019, SPACE 2019, VLSID 2019.
    • Reviewer of IEEE Transactions on VLSI, IEEE Transactions on Circuits and Systems, IEEE Transactions on Computers, IEEE Transactions on Information Forensics and Security, Journal of Cryptographic Engineering.

    Biography

    I received the PhD degree with `Summa cum laude with congratulations from the examination committee' (~top 5%) from the Computer Security and Industrial Cryptography (COSIC) group, Department of Electrical Engineering (ESAT), KU Leuven, Belgium. My doctoral thesis received the 'IBM Innovation Award 2018' which recognizes of an outstanding doctoral thesis in informatics. I joined the School of Computer Science, University of Birmingham in September 2018.

     

    Publications

    2020

    A. Basso and S. Sinha Roy, "Optimized Polynomial Multiplier Architectures for Post-Quantum KEM Saber." In Cryptology ePrint Archive, Report 2020/1482.
    A. Basso, J. Bermudo Mera, J. P. D'Anvers, A. Karmakar, S. Sinha Roy, M. Van Beirendonck, and F. Vercauteren, "SABER: Mod-LWR based KEM round 3," In NIST Post-Quantum Cryptography Standardization Project (Round 3).
    Z. Xu, O. Pemberton, S. Sinha Roy and D. Oswald, "Magnifying Side-Channel Leakage of Lattice-Based Cryptosystems with Chosen Ciphertexts: The Case Study of Kyber." In Cryptology ePrint Archive, Report 2020/912.
    P. Ravi, S Bhasin, S. Sinha Roy and A. Chattopadhyay, "Drop by Drop you break the rock - Exploiting generic vulnerabilities in Lattice-based PKE/KEMs using EM-based Physical Attacks." In Cryptology ePrint Archive, Report 2020/549.
    S. Sinha Roy and A. Basso, "High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware." Accepted in TCHES 2020.
    F. Turan, S. Sinha Roy, and I. Verbauwhede, ""HEAWS: An Accelerator for Homomorphic Encryption on the Amazon AWS FPGA." Accepted in IEEE Transactions on Computers 2020.
    P. Ravi, S. Sinha Roy, A. Chattopadhyay and S. Bhasin, "Generic Side-channel attacks on CCA-secure lattice-based PKE and KEM schemes." Accepted in TCHES 2020.
    J. Bermudo Mera, F. Turan, A. Karmakar, S. Sinha Roy, and I. Verbauwhede , "Compact domain-specific co-processor for accelerating module lattice-based key encapsulation mechanism." Accepted in Design Automation Conference (DAC) 2020.
    M. Walters and S. Sinha Roy, "Constant-time BCH Error-Correcting Code." Accepted in IEEE International Symposium on Circuits & Systems (ISCAS 2020). Full version in Cryptology ePrint Archive, Report 2019/155, 2019.

    2019--

    S. Sinha Roy, "SaberX4: High-throughput Software Implementationof Saber Key Encapsulation Mechanism." In International Conference on Computer Design (ICCD) 2019.
    A. Karmakar, S. Sinha Roy, I. Verbauwhede, and F. Vercauteren, "Pushing the speed limit of constant-time discrete Gaussian sampling. A case study on Falcon.," In 2019th Design Automation Conference (DAC 2019), IEEE, 16 pages, 2019.
    S. Sinha Roy, F. Turan, K. Jarvinen, F. Vercauteren, and I. Verbauwhede, "FPGA-based High-Performance Parallel Architecture for Homomorphic Computing on Encrypted Data," In 25th IEEE International Symposium on High-Performance Computer Architecture (HPCA), IEEE, 12 pages, 2019.
    J. Balasch, A. Beckers, D. Bozilov, S. Sinha Roy, F. Turan, and I. Verbauwhede, "Teaching HW/SW codesign with a Zynq ARM/FPGA SoC," In European Workshop on Microelectronics Education, IEEE, pp. 63-66, 2018.
    A. Karmakar, J. Bermudo Mera, S. Sinha Roy, and I. Verbauwhede, "Saber on ARM. CCA-secure module lattice-based key encapsulation on ARM," In Transactions in Cryptographic Hardware and Embedded Systems, Lecture Notes in Computer Science, Springer-Verlag, 24 pages, 2018.
    J. P. D'Anvers, A. Karmakar, S. Sinha Roy, and F. Vercauteren, "Saber: Module-LWR based key exchange, CPA-secure encryption and CCA-secure KEM," In Progress in Cryptology - AFRICACRYPT 2018, Lecture Notes in Computer Science, Springer-Verlag, 23 pages, 2018.
    J. P. D'Anvers, A. Karmakar, S. Sinha Roy, and F. Vercauteren, "SABER: Mod-LWR based KEM," In First PQC Standardization Conference, 31 pages, 2018.
    S. Sinha Roy, K. Järvinen, J. Vliegen, F. Vercauteren, and I. Verbauwhede, "HEPCloud: An FPGA-Based Multicore Processor for FV Somewhat Homomorphic Function Evaluation," IEEE Transactions on Computers 67(11), pp. 1637-1650, 2018.
    K. Järvinen, S. Sinha Roy, and I. Verbauwhede, "Arithmetic of tau-adic expansions for lightweight Koblitz curve cryptography," Journal of Cryptographic Engineering 8(4), pp. 285 - 300, 2018.
    A. Karmakar, S. Sinha Roy, O. Reparaz, I. Verbauwhede, and F. Vercauteren, "Constant-time Discrete Gaussian Sampling," IEEE Transactions on Computers SI PQcrypto(accepted), 12 pages, 2017.
    Z. Liu, T. Poppelmann, T. Oder, H. Seo, J. Großschädl, T. Güneysu, H. Kim, S. Sinha Roy, and I. Verbauwhede, "High-Performance Ideal Lattice-Based Cryptography on 8-Bit AVR Microcontrollers," Transactions on Embedded Computing Systems (TECS) - Special Issue on Secure and Fault-Tolerant 16(117), 24 pages, 2017.
    S. Sinha Roy, "Public Key Cryptography on Hardware Platforms: Design and Analysis of Elliptic Curve and Lattice-based Cryptoprocessors," PhD thesis, KU Leuven, I. Verbauwhede, and F. Vercauteren (promotors), 192 pages, 2017.
    S. Sinha Roy, F. Vercauteren, J. Vliegen, and I. Verbauwhede, "Hardware Assisted Fully Homomorphic Function Evaluation and Encrypted Search," IEEE Transactions on Computers PP(99), pp. 1-12, 2017.
    S. Sinha Roy, A. Karmakar, and I. Verbauwhede, "Ring-LWE: Applications to cryptography andtheir efficient realization," In International Conference on Security, Privacy and Applied Cryptography Engineering, Lecture Notes in Computer Science 8204, A. Agarwal, M. Arun Kumar, and S. Chamarty (eds.), Springer-Verlag, 10 pages, 2016.
    A. Karmakar, S. Sinha Roy, I. Verbauwhede, and F. Vercauteren, "Efficient Finite Field Multiplication for Isogeny Based Post Quantum Cryptography," In International Workshop on the Arithmetic of Finite Fields (WAIFI 2016), Lecture Notes in Computer Science, Springer-Verlag, 15 pages, 2016.
    O. Reparaz, S. Sinha Roy, R. De Clercq, I. Verbauwhede, and F. Vercauteren, "Masking ring-LWE," Journal of Cryptographic Engineering 6(2), 17 pages, 2016.
    J. Bosmans, S. Sinha Roy, K. Jarvinen, and I. Verbauwhede, "A Tiny Coprocessor for Elliptic Curve Cryptography over the 256-bit NIST Prime Field.," VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) -(-), 6 pages, 2016.
    O. Reparaz, S. Sinha Roy, R. De Clercq, F. Vercauteren, and I. Verbauwhede, "Additively Homomorphic ring-LWE Masking," In Post-Quantum Cryptography, Lecture Notes in Computer Science 9606, T. Takagi (ed.), Springer-Verlag, pp. 233-244, 2016.
    D. Mukhopadhyay, S. Sinha Roy, and I. Verbauwhede, "Tutorial: Embedded Security," VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID), Kolkata, IN, 2016.
    O. Reparaz, S. Sinha Roy, I. Verbauwhede, and F. Vercauteren, "A masked ring-LWE implementation," In Cryptographic Hardware and Embedded Systems - CHES 2015, Lecture Notes in Computer Science 9293, T. Güneysu, and H. Handschuh (eds.), Springer-Verlag, pp. 683-702, 2015.
    Z. Liu, H. Seo, S. Sinha Roy, J. Großschädl, H. Kim, and I. Verbauwhede, "Efficient Ring-LWE Encryption on 8-bit AVR Processors," In Cryptographic Hardware and Embedded Systems - CHES 2015, Lecture Notes in Computer Science 9293, T. Güneysu, and H. Handschuh (eds.), Springer-Verlag, 22 pages, 2015.
    See all publications